

SC16 Accelerated Signed Distance Queries For Performance Portable Physics Codes Jordan Backes (Co-Author) Evan DeSantola (Co-Author) George Zagaris (Advisor) Kenneth Weiss (Advisor) Matthew Larsen (Advisor) Cyrus Harrison (Advisor)

College of Engineering University of Missouri

Carnegie Mellon University School of Computer Science

Overview **RAJA Parallelization and Portability** Conclusion Signed distance is commonly employed to numerically represent material We used RAJA's loop abstraction model to minimize the changes necessary to run our loops using different execution policies. We described a performance portable parallelization interfaces with complex boundaries in multi-material numerical simulations. strategy for threading signed distance queries Sequential Execution However, the performance of computing the signed distance field is Our preliminary performance evaluation indicated RAJA::forall<RAJA::seq_exec>(0, nnodes, signed_distance); hindered by the complexity and size of the input. Recent trends in Highsignificant load imbalances among threads Performance Computing architecture consist of multi-core CPUs and OpenMP Execution Loop Kernel: With the RAJA IndexSet abstraction, we address the accelerators that collectively expose tens to thousands of cores to the RAJA::forall<RAJA::omp_parallel_for_exec>(0, nnodes, signed_distance); auto signed_distance = [=] (int index) { application. Harnessing this massive parallelism for computing the signed quest::Point<double,3> pt; Balanced OpenMP Execution using IndexSet umesh->getMeshNode(index, pt.data()); of our algorithm distance field presents significant challenges. Chief among them is the RAJA::IndexSet idxSet: phi_store[index] = design and implementation of a performance portable solution that can work for(int y = 0; y <= params.ny; ++y) {</pre> sd->computeDistance(pt); across architectures. Addressing these challenges to accelerate signed for(int z = 0; z <= params.nz; z++) {</pre> double dist = phi_store[index]; distance queries is the primary contribution of this work. Specifically, in this int start = (params.nx + 1) * (y + z * (params.ny + 1)); phi_union[index] = idxSet.push_back(RAJA::RangeSegment(start, start + params.nx + 1)); work we employ the RAJA programming model, which provides a loopstd::min(dist, phi_wing[index]); level abstraction that decouples the loop-body from the parallel execution and insulates application developers from non-portable compiler and typedef RAJA::IndexSet::ExecPolicy<RAJA::omp_parallel_for_segit,RAJA::simd_exec> RAJA::forall<exec_pol> (idxSet, signed_distance); platform-specific directives

Accelerated Signed Distance

· We employed a Bounding Volume Hierarchy acceleration structure to partition the surface elements of our test configuration





BVH subdivision of a generic iet

Signed Distance field on 32³ grid

- We query the BVH subdivision to reconstruct exact signed distances from an arbitrary set of points to the surface.
- Queries to the BVH subdivision are independent and therefore ripe for the parallelization enabled by next generation architectures.



Union Signed Distance of our wing-store configuration

Spatially varying cost of querying the BVH representation

Load Balancing

- We used the number of triangles tested per thread as a hardware independent workload metric
- We discovered a 510% difference between the fastest and slowest threads in the default RAJA parallelization.
- This was reduced to 0.3% after we applied RAJA IndexSets to change the thread partitioning.



Before load balancing. Default thread mapping for a grid of 275k query points (left, colored by Thread ID) and the number of triangles (in millions) tested by each of 16 threads (right)



After load balancing: IndexSet remapping of threads to guery points (left, colored by Thread ID) and the number of triangles (in millions) tested by each of 16 threads (right) on same grid

load imbalances and improve the overall performance

Future Work

Use the RAJA Performance Portability Laver to

- Evaluate our implementation on different architectures, such as machines equipped with GPUs or many-core processors, such as the Xeon Phi
- Exploring and comparing our implementation with other programming models

Improve our BVH queries through

- Implementing a Surface Area Heuristic (SAH) to the BVH to achieve a more optimal BVH decomposition
- Compaction of internal BVH data layout to optimize cache utilization and overall memory footprint

Acknowledgements

The authors would like to acknowledge support by the Institute for Scientific Computing Research (ISCR) Summer Scholar Program for making this work possible. In addition, the authors would like to thank Rich Hornung and Rob Neely, from LLNL, for their keen interest in this work and Will Killian. from University of Delaware for useful discussions and help with RAJA.

Videos and Other Media



Performance Results



